Questions

Suppose your flip-flop is positive edgetriggered. time for which data should be stable prior to positive edge clock is called setup is called setup time constraint.

Time for which data should be stable after the positive edge of clock is called as hold time constraint.

If any of these constraints are violate d then flip-flop will enter in meta stable state, in which we cannot determine the output of flip-flop.

there are two equation:

1. Tcq + Tcomb > Tskew + Thold

2. Tcq + Tcomb > Tskew + T - Tsetup

Tcq is time delay when data enters the flip flop and data comes at output of flip flop.

Tcomb is the logic delay between two flip flop.

Tskew is the delay of clock to flip flop: suppose there are two flip flop, if clock reaches first to source flip flop and then after some delay to destination flip flop, it is positive skew and if vice versa then negative  skew. 

so if you take 2 eq you will see that setup time is the determining factor of clock's time period.

The given letter equation 76 TL the BP means that 76 Trombones Led the Big Parade.

Waterloo

Default permissions given to a file are:

Owner - read write and execute - 6

group - write - 4

others - write - 4

Thomas cup is associated with Badminton. It is a competition among teams representing member nations of the Badminton World Federation (BWF).

From first figure : each fig has the value of 20 => It has inside 4 figures => Each individual figure has the value of '5'

From second => Each Triangle has the value of '1' (bcoz it contains two in each)

From third => Figure star has the value of '4'

Then in fourth => 4 + 1 + 15 = 20