Questions

Suppose your flip-flop is positive edgetriggered. time for which data should be stable prior to positive edge clock is called setup is called setup time constraint.

Time for which data should be stable after the positive edge of clock is called as hold time constraint.

If any of these constraints are violate d then flip-flop will enter in meta stable state, in which we cannot determine the output of flip-flop.

there are two equation:

1. Tcq + Tcomb > Tskew + Thold

2. Tcq + Tcomb > Tskew + T - Tsetup

Tcq is time delay when data enters the flip flop and data comes at output of flip flop.

Tcomb is the logic delay between two flip flop.

Tskew is the delay of clock to flip flop: suppose there are two flip flop, if clock reaches first to source flip flop and then after some delay to destination flip flop, it is positive skew and if vice versa then negative  skew. 

so if you take 2 eq you will see that setup time is the determining factor of clock's time period.

Internet is not an operating system.

Cairo is the capital of Egypt

After a span of 20 years, a Hindu politician, Darshan Lal, is set to take the role of a cabinet minister in Pakistan.  The new Prime Minister Shahaid Khaqan Abbasi formulated his cabinet and has appointed 65-year old Lal to lead coordination between four Pakistan provinces.

Lal reportedly used to practice as a doctor in Mirpur Mathelo town in Ghotki district of Sindh province.

Andromeda Galaxy is the galaxy named after Greek princess Andromeda.

Video
Dove
Ode
Hive
He
Doe