Hardware Questions

Q:

What's the difference between L1 and L2 cache?

Answer

Level 1 cache is internal to the chip, Level 2 is external.

Report Error

View answer Workspace Report Error Discuss

Subject: Hardware

0 1691
Q:

What's the speed and device maximum specs for Firewire?

Answer

IEEE 1394 (Firewire) supports the maximum of 63 connected devices with speeds up to 400 Mbps.

Report Error

View answer Workspace Report Error Discuss

Subject: Hardware

0 1683
Q:

Explain compiler?

Answer

compiler is used to translate the high-level language program into machine code at a time. It doesn't require special instruction to store in a memory, it stores automatically. the execution time is less compared interpreter.


A compiler is a program that translates a source program written in some high-level programming langualge (such as Java) into machine code for some computer architecture (such as the Inter Pentium archiecture).

Report Error

View answer Workspace Report Error Discuss

Subject: Hardware

0 1674
Q:

Give a circuit to divide frequency of clock cycle by two?

Answer

You can divide the frequency of a clock by just implementing T Flip flop.


Give clock as clock input and tie the T input to logic 1.

Report Error

View answer Workspace Report Error Discuss

Subject: Hardware

0 1671
Q:

What is Stack Pointer?

Answer

Stack pointer is a special purpose 16-bit register in the Microprocessor, which holds the address od the top of the stack.

Report Error

View answer Workspace Report Error Discuss

Subject: Hardware

0 1669
Q:

What is flag?

Answer

Flag is a flip-flop used to store the information about the status of a processor and the status of the insturction executed most recently.


A software or hardware mark that signals a particular condition or status. A flag is like a switch that can be either on or off. The flag said to be set when it is turned on.

Report Error

View answer Workspace Report Error Discuss

Subject: Hardware

0 1668
Q:

Differ between static and dynamic RAM?

Answer

Static RAM: no refreshing, 6 to 8 MOS transistors are required to form one memory cell, information stored as voltage level in flip flop. 


Dynamic RAM: refreshed periodically, 3 to 4 transistors are required to form one memory cell, information is  stored as a charge in the gate to substrate capacitance.

Report Error

View answer Workspace Report Error Discuss

Subject: Hardware

1 1657
Q:

Have you used Threads in Servelet?

Answer

Yes, single thread module

Report Error

View answer Workspace Report Error Discuss

Subject: Hardware

0 1652