Hardware Questions

Q:

Where does the Real mode on the CPU come from?

Answer

The original 8086, which only had 1 MB of memory. This megabyte is split into low memory for IRQ tables, application memory and high memory.

Report Error

View answer Workspace Report Error Discuss

Subject: Hardware

3 4660
Q:

What is 1st / 2nd / 3rd / 4th generation processor?

Answer

The processor made of PMOS / NMOS / HMOS / HCMOS technology is called 1st / 2nd / 3rd / 4th generation processor, and it is made up of 4 / 8 / 16 / 32 bits.

Report Error

View answer Workspace Report Error Discuss

Subject: Hardware

3 4621
Q:

What is SIM and RIM instructions?

Answer

SIM is Set Interrupt Mask. Used to mask the hardware interrupts.


RIM is Read Interrupt Mask. Used to check whether the interrupt is Masked or not.

Report Error

View answer Workspace Report Error Discuss

Subject: Hardware

1 4608
Q:

Name the processor lines of two major manufacturer?

Answer

High-end: Intel - Pentium (II, III, 4) AMD - Athlon. Low-end: Intel - Celeron, AMD - Duron. 64-bit: Intel - Itanium 2, AMD - Opteron.

Report Error

View answer Workspace Report Error Discuss

Subject: Hardware

1 4604
Q:

Give examples for 8/16/32 bit Microprocessor?

Answer

8-bit processor - 8085/Z80/6800;


16-bit processor - 8086/68000/Z8000;


32-bit processor - 80386/80486

Report Error

View answer Workspace Report Error Discuss

Subject: Hardware

2 4378
Q:

Which Stack is used in 8086?

Answer

FIFO (First In First Out) stack is used in 8086. In this type of Stack the First Stored Information is retrieved first.

Report Error

View answer Workspace Report Error Discuss

Subject: Hardware

0 4357
Q:

How do you detect a sequence of "1101" arriving serially from a signal line?

Answer

A SIPO and AND gate circuit can detect this sequence.The output of SIPO is connected to a four input AND gate ,the third SIPO output should be connected through a NOT gate.When the 1101 sequence is loaded in to the SIPO the AND output goes HIGH otherwise keeps LOW.

Report Error

View answer Workspace Report Error Discuss

Subject: Hardware

0 4245
Q:

Which interrupts is not level-sensitive in 8085?

Answer

TST 7.5 is a raising edge-triggering interrupt.

Report Error

View answer Workspace Report Error Discuss

Subject: Hardware

2 4218