Questions

Q:

Who is appointed as India's next Ambassador to WTO ?

A) J s Deepak B) Jagran Josh
C) Ivan Shaid D) Swetha Nanda
 
Answer & Explanation Answer: A) J s Deepak

Explanation:


Telecom Secretary J S Deepak was on Wednesday named India’s next Ambassador to the World Trade Organisation (WTO) from June this year. A 1982 batch IAS officer from Uttar Pradesh, Deepak, who is at present attending the World Mobile Congress at Barcelona, has been shifted with “immediate effect” from the telecom ministry and has been made Officer on Special Duty in the commerce department.

Report Error

View Answer Report Error Discuss

Filed Under: General Awareness
Exam Prep: Bank Exams , CAT
Job Role: Bank Clerk , Bank PO

3 3445
Q:

Origins of genetic variation

A) intragenic recombination B) mutation
C) reticulation D) All the above
 
Answer & Explanation Answer: D) All the above

Explanation:

Random mutations are the ultimate source of genetic variation. Mutations are likely to be rare and most mutations are neutral or deleterious, but in some instances, the new alleles can be favored by natural selection. Polyploidy is an example of chromosomal mutation.

 

Mutations are changes in the DNA. A single mutation can have a large effect.

1) mutation - an alteration in DNA sequence, various types

2) intragenic recombination - results in entirely new associations of genes not present in either parental genome.


Two forms of intragenic recombination:

a) crossing over
b) independent assortment
3) reticulation – acquisition of genetic material from unrelated or relatively unrelated sources (e.g., hybrid species, horizontal gene transfer).

Report Error

View Answer Report Error Discuss

Filed Under: Biology
Exam Prep: AIEEE , Bank Exams , CAT
Job Role: Analyst , Bank Clerk , Bank PO

3 3444
Q:

MAU-Multiple access unit

A) TRUE B) FALSE
Answer & Explanation Answer: B) FALSE

Explanation:

MAU is Multistation Access Unit

Report Error

View Answer Workspace Report Error Discuss

Subject: Networking
Job Role: Network Engineer

0 3443
Q:

The world's fastest elevator that can operate at a record speed of 1,260 meters per minute is set to be installed in ___________.

A) Japan B) Spain
C) China D) Italy
 
Answer & Explanation Answer: C) China

Explanation:

The world's fastest elevator that can operate at a record speed of 1,260 meters per minute is set to be installed in a skyscraper complex in China. The elevator has various safety features including brake equipment that uses materials with high heat resistance. Apart from this, the elevator can absorb vibration during the high-speed operation to make the ride comfortable.

Report Error

View Answer Report Error Discuss

Filed Under: General Awareness
Exam Prep: Bank Exams

2 3443
Q:

Chennai-based FMCG company, CavinKare has made an entry into homecare segment by launching a liquid  toilet cleaner. The brand name of the toilet cleaner is

A) Tavex B) Tex
C) Texco D) Domotex
 
Answer & Explanation Answer: B) Tex

Explanation:
Report Error

View Answer Report Error Discuss

Filed Under: Business Awareness

4 3443
Q:

Christ The Redeemer Statue on Corcovado Mountain is located in which country?

A) China B) Canada
C) Hungary D) Brazil
 
Answer & Explanation Answer: D) Brazil

Explanation:
Report Error

View Answer Report Error Discuss

Filed Under: Famous Places

3 3443
Q:

The pioneer of Communism in India was

A) M.N.Roy B) Nalin Gupta
C) M.R.Jayakar D) S.A.Dange
 
Answer & Explanation Answer: A) M.N.Roy

Explanation:

Manabendra Nath Roy, known as M.N. Roy was an Indian revolutionary, radical activist and political theorist, as well as a noted philosopher in the 20th century. Roy was a founder of the Mexican Communist Party and the Communist Party of India.

The_pioneer_of_Communism_in_India1560343205.jpg image

Report Error

View Answer Report Error Discuss

Filed Under: Indian History
Exam Prep: AIEEE , Bank Exams , CAT
Job Role: Analyst , Bank Clerk , Bank PO

13 3443
Q:

Suppose you have a computional circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal?

Answer

Use the concept of register-retiming.


divide the totla combinatorial delay in two segments such that individually the delay is less the clock period.


this can be done by inserting a flip-flop in the combinational path.


e.g.,


clock period --- 5 ns


total cominational delay ---- 7


then divide the 7ns path in two path of 4 or 3 (best resutls are obtained if delays are  same for both path i.e 3.5ns) by inserting a flip-flop in between.

Report Error

View answer Workspace Report Error Discuss

Subject: Hardware

0 3442